The Digital Design Engineer will be responsible for design and verification of our Video IP cores. Part of a team of top-class industry video experts, you will develop high performance Video compression and decompression IP cores in RTL supporting all video standards including HEVC / AV1 / VVC …
Qualifications
* BEng, MEng or MS in Electronics Engineering or related discipline
* Knowledge of front-end design for ASIC, video processing/coding or signal processing
* Fluent English communication skills
* Great team player
Skills & Experience
* Proficiency in Verilog (and/or VHDL) language
* Excellent skills with CAD tools and ASIC design flows: modeling, design, simulation, synthesis, verification, etc.
* Knowledge of C/C ++, scripting languages and optimization of architectures and micro-architectures at HW / RTL level
* Understanding of video compression / decoding algorithms (for example: H.264 / H.265) is a plus
#J-18808-Ljbffr