A leading technology firm in Cambridge seeks an experienced engineer for performance analysis of next-generation Interconnect IP. Responsibilities include evaluating architectural trade-offs and identifying bottlenecks while collaborating closely with design teams. Candidates must have strong C++ skills, experience in performance analysis, and a solid understanding of computer architecture. The role promotes a hybrid working environment and offers an attractive relocation package.
#J-18808-Ljbffr