A leading technology firm in the UK seeks a Senior Engineer to design critical analogue blocks including LDOs and temperature sensors. The ideal candidate will have over 5 years of experience with power management IPs like SMPS and LDOs, proficient in using Cadence or Mentor design tools, and understanding of low geometry node CMOS processes. This role involves overseeing the layout design and ensuring timely delivery of quality solutions.
#J-18808-Ljbffr