WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.Together, we advance your career.
THE ROLE: This is an outstanding opportunity for an experienced engineer passionate about digital signal processing (DSP) algorithms and their application in high-speed SerDes (Serializer/Deserializer) systems. As part of a team, you will optimize and implement advanced DSP algorithms and circuits for 200+Gbps SerDes, with a strong focus on power efficiency and optimization. Your work will directly impact the performance and robustness of AMD’s next-generation connectivity solutions for markets such as data center networking, wireless telecommunications, and aerospace/defense.
KEY RESPONSIBILITIES:
1. Collaborate with architects, hardware, and verification engineers to refine and implement new DSP features for cutting-edge and next-generation SerDes transceivers with a focus on low power
2. Implement DSP algorithms for equalization, filtering and sequence detection
3. RTL development and using front-end ASIC tools (lint, synthesis, STA) to ensure the highest quality code
4. Develop comprehensive documentation detailing DSP algorithm interactions with SerDes hardware and software components
PREFERRED EXPERIENCE:
5. Proven experience in DSP algorithm development and implementation for SerDes, wireless communications or high-speed serial interfaces (Ethernet, PCIe, etc.)
6. Familiarity with equalization techniques such as FFE, CTLE, DFE or MLSE and their implementation
7. Strong background and experience in digital design techniques including clock domain crossing, RTL (preferably SystemVerilog), and ASIC front-end design tools and flows
8. Understanding of power analysis and techniques for optimization of digital designs for low power
9. Familiarity with simulation and modeling of DSP blocks in SerDes
#LI-PL1
#LI-Hybrid
#Edinburgh
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
THE ROLE: This is an outstanding opportunity for an experienced engineer passionate about digital signal processing (DSP) algorithms and their application in high-speed SerDes (Serializer/Deserializer) systems. As part of a team, you will optimize and implement advanced DSP algorithms and circuits for 200+Gbps SerDes, with a strong focus on power efficiency and optimization. Your work will directly impact the performance and robustness of AMD’s next-generation connectivity solutions for markets such as data center networking, wireless telecommunications, and aerospace/defense.
KEY RESPONSIBILITIES:
10. Collaborate with architects, hardware, and verification engineers to refine and implement new DSP features for cutting-edge and next-generation SerDes transceivers with a focus on low power
11. Implement DSP algorithms for equalization, filtering and sequence detection
12. RTL development and using front-end ASIC tools (lint, synthesis, STA) to ensure the highest quality code
13. Develop comprehensive documentation detailing DSP algorithm interactions with SerDes hardware and software components
PREFERRED EXPERIENCE:
14. Proven experience in DSP algorithm development and implementation for SerDes, wireless communications or high-speed serial interfaces (Ethernet, PCIe, etc.)
15. Familiarity with equalization techniques such as FFE, CTLE, DFE or MLSE and their implementation
16. Strong background and experience in digital design techniques including clock domain crossing, RTL (preferably SystemVerilog), and ASIC front-end design tools and flows
17. Understanding of power analysis and techniques for optimization of digital designs for low power
18. Familiarity with simulation and modeling of DSP blocks in SerDes
#LI-PL1
#LI-Hybrid
#Edinburgh
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.