Overview
As a CAD engineer, you will assist with delivering high quality infrastructure for automating chip design processes. Specifically, as chip designs grow larger, there is a growing need to optimise the performance of simulation tools to maximise efficiency and reduce resource requirements (both compute time and space). The scope of work includes developing and deploying new methodologies with vendor and internal teams, supporting and debugging issues on large‑scale simulations.
Minimum Qualifications
* BS, MS, or PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, Computer Science, Software Engineering or a related field.
* Experience with RTL simulation tools.
* Foundation on Linux and grid computing systems.
* Knowledge of scripting languages such as Python or Perl.
* Strong interpersonal and analytical skills.
* Ability to work well within a team and be productive under tight schedules.
Preferred Qualifications
* Familiarity with Cadence tool chain.
* Experience with SystemVerilog, Verilog, or VHDL.
* A curiosity about GPU, PMU, CPU, SOC architecture and micro‑architecture.
Equal Opportunity & Accessibility
We are committed to treating all applicants fairly and equally. As a registered Disability Confident employer, we will work with applicants to make any reasonable accommodations. Apple will consider for employment all qualified applicants with criminal backgrounds in a manner consistent with applicable law.
#J-18808-Ljbffr