A leading technology firm in Manchester is seeking an experienced verification engineer to join their System IP team. The role involves developing and improving hardware verification testbenches and collaborating with other engineering teams to enhance product quality. Candidates should have a strong background in constrained-random verification and experience with SystemVerilog and UVM. This position offers the opportunity to influence advanced hardware technologies that drive global innovations.
#J-18808-Ljbffr