Senior Consultant | Semiconductor, Automotive Tech, Embedded Systems, Software Engineering, C-Suite
Join a leading innovator in next-generation semiconductor technology as a Lead Analog Layout Engineer.
This is an opportunity to become part of a highly skilled engineering organization shaping the future of high-speed, energy-efficient connectivity solutions. If you thrive in a fast-moving, technology-driven environment and enjoy solving complex design challenges, this role offers both impact and growth.
Role Overview
You will take technical ownership of custom analog layout development for advanced high-speed communication circuits. Working closely with multidisciplinary design teams, you will contribute to delivering high-performance IP used in state-of-the-art chip-to-chip links and system-level integration.
Key Responsibilities
* Create, optimize, and verify custom analog layouts for circuits, building blocks, and IP used in multi-gigabit interfaces such as high-speed SerDes and next-generation memory I/O.
* Implement physical design for ultra-high-frequency analog circuits with a strong focus on matching, parasitic control, and overall signal integrity.
* Collaborate with analog and mixed-signal design engineers to translate performance and reliability targets into robust layout architectures.
* Support both block-level and full-chip integration activities, ensuring seamless alignment with design requirements.
* Interface with customers to clarify technical expectations and support the smooth integration of delivered IP.
* Work with modern packaging flows, gaining hands‑on exposure to advanced flip‑chip and high-density integration techniques.
Required Experience
* Proven background in custom analog layout for multi-gigabit transceivers, serial data-link architectures, or RF/HF circuits.
* Strong competency in physical design of high-speed or high-frequency components—PLLs, DLLs, oscillators, amplifiers, biasing networks, filters, regulators, and converter structures.
* Deep understanding of layout best practices: precision matching, parasitic minimization, power-grid implementation, ESD compliance, and reliable floorplanning.
* Experience working with advanced semiconductor nodes such as 28nm, 16/14nm, and 7nm.
* Proficiency with industry-standard EDA toolchains, including Cadence Virtuoso, Spectre/HSPICE, Calibre/PVS, extraction tools, and EM/IR‑analysis workflows.
Additional Skills
* Strong sense of ownership, autonomy, and accountability.
* Excellent communication skills and the ability to collaborate effectively across teams.
* Capable of managing priorities and delivering consistent progress updates.
* Degree in Electrical Engineering or a closely related discipline.
Application
* Apply now to be considered for an interview, or
* Email your CV to nk@eu-recruit.com for a confidential discussion.
By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/).
In accordance with local employment laws, applicants must have current, valid authorisation to work in United Kingdom at the time of application. We are unable to sponsor employment visas for this role. Applications from individuals without existing work authorisation for United Kingdom cannot be considered.
Location: Reading, England, United Kingdom.
Seniority level
Mid-Senior level
Employment type
Full-time
Job function
Design and Engineering
Industries
Semiconductor Manufacturing and Appliances, Electrical, and Electronics Manufacturing
#J-18808-Ljbffr