Jobs
My ads
My job alerts
Sign in
Find a job Career Tips Companies
Find

Senior uvm digital verification engineer - hybrid

Cambridge
Ziprecruiter
Verification engineer
Posted: 2h ago
Offer description

Job DescriptionJob Description

Senior UVM Digital Verification Engineer – Hybrid
Location: Cambridge, MA
Work Model: Hybrid (Minimum 3 days in office per week)
Employment Type: Full-Time
Seniority Level: Mid-Senior Level

Overview
Our client’s Digital Design Team is seeking a Senior UVM Digital Verification Engineer to develop and apply cutting-edge verification strategies for complex FPGA and ASIC designs. This position offers the opportunity to work on critical systems in embedded security, cryptography, signal and image processing, navigation, and communications.

Key Responsibilities

* Develop verification and test plans for digital and mixed-signal designs

* Build and maintain UVM agents and instantiate VIPs for standard/proprietary buses

* Execute block-level and chip-level UVM testbenches

* Collaborate with RTL designers to resolve simulation issues

* Implement and manage cover groups to meet 100% functional/code coverage

* Lead small teams and mentor junior engineers

* Analyze technical risks and contribute to system engineering lifecycle activities

* Translate system requirements into architectural and design decisions

* Support integration and test activities in a multidisciplinary environment



Requirements

Technical Requirements

* Fluent in SystemVerilog, including SystemVerilog Assertions (SVA)

* Deep experience with UVM/UVMF and industry simulators (e.g., Questasim, Xcelium, VCS)

* Knowledge of protocols such as AXI, DDR3/DDR4

* Proficiency with scripting (e.g., Python, Perl, Bash)

* Strong background in constrained-random testing and coverage-driven verification

* Familiarity with formal analysis tools

* Comfortable working in Linux environments

General Skills

* Excellent mathematical and problem-solving skills

* Strong written and verbal communication skills

* Demonstrated ability to mentor and collaborate across teams

* Ability to work independently and manage changing priorities

* Skilled in using MBSE tools (e.g., SysML) and simulation platforms (MATLAB/Simulink)

Education & Experience

* Bachelor's degree in Aerospace, Electrical, Mechanical, or related engineering field (Master’s )

* 5–15 years of experience in digital verification, system analysis, or a related field

* Experience integrating modeling tools and developing multi-domain models

Additional Requirements

* Applicants must be U.S. citizens or permanent

* Must be able to obtain and maintain a government security clearance

Job Details

* Experience Required: 5–15 years

* Work Schedule: Full-time, hybrid (3+ days in office)

* Location: Cambridge, MA

* Number of Openings: 1

#J-18808-Ljbffr

Apply
Create E-mail Alert
Job alert activated
Saved
Save
Similar job
Design verification engineer
Cambridge
Ic Resources
Verification engineer
Similar job
Design verification engineer
Cambridge
ZipRecruiter
Verification engineer
Similar job
Design verification engineer
Cambridge
Apple
Verification engineer
See more jobs
Similar jobs
Ziprecruiter recruitment
Ziprecruiter jobs in Cambridge
Administration jobs in Cambridge
jobs Cambridge
jobs Cambridgeshire
jobs England
Home > Jobs > Administration jobs > Verification engineer jobs > Verification engineer jobs in Cambridge > Senior UVM Digital Verification Engineer - Hybrid

About Jobijoba

  • Career Advice
  • Company Reviews

Search for jobs

  • Jobs by Job Title
  • Jobs by Industry
  • Jobs by Company
  • Jobs by Location
  • Jobs by Keywords

Contact / Partnership

  • Contact
  • Publish your job offers on Jobijoba

Legal notice - Terms of Service - Privacy Policy - Manage my cookies - Accessibility: Not compliant

© 2025 Jobijoba - All Rights Reserved

Apply
Create E-mail Alert
Job alert activated
Saved
Save