Senior Application Engineer - Digital Design & Functional Verification - EDA
Join to apply for the Senior Application Engineer - Digital Design & Functional Verification - EDA role at Siemens EDA (Siemens Digital Industries Software).
About Us: Siemens EDA is a global technology leader in Electronic Design Automation software. Our software tools enable companies around the world to develop new and highly innovative electronic products faster and more cost-effective. Our customers use our tools to push the boundaries of technology and physics in order to deliver better products in the increasingly complex world of chip, board and system design.
We are looking for a Senior Application Engineer (AE). As a Senior Application Engineer, you’ll play a pivotal role as the bridge between Siemens EDA and our customers. The dynamic position requires technical expertise, robust communications, and exemplary business skills. You will collaborate with businesses spanning diverse technology sectors, assist customers in addressing technical and business challenges using Siemens EDA’s verification solutions, and contribute to the growth of the functional verification business in Europe by ensuring successful adoption and expansion of our products and services.
Responsibilities
* Drive business for Siemens EDA using hands‑on technical expertise, working directly with customers as part of an account team.
* Provide customer verification methodology guidance, verification tools training, and verification problem identification & resolution.
* Build and maintain relationships with customers, understanding their technical needs and challenges.
* Manage multiple customer issues concurrently, prioritizing activities as required and working with design & verification engineers and their level managers.
* Provide technical feedback to Siemens EDA product development teams concerning critical issues and recommended product enhancements.
Qualifications
* Education: MSc or BSc (or equivalent) in Electronics or Computer Engineering with significant experience in digital design & functional verification.
* Strong understanding of design and verification concepts in ASIC & FPGA flows.
* Proven expertise in areas such as: simulation and debug tools; verification planning and management for block level and top-level designs; verification testbench creation using structured verification methodologies such as UVM; use of static & formal verification tools including property checking using SVA or PSL; expertise in clock/reset and low power design & verification techniques.
* Experience of RTL coding (VHDL/Verilog/SystemVerilog).
* Experience with Linux and Windows environments, including scripting languages.
* Excellent presentation and communication skills in English (knowledge of other European languages is an advantage).
* Willingness and ability to travel domestically and internationally for customer meetings and training.
Working at Siemens EDA
Working at Siemens EDA means flexibility – choosing between working at home and the office at other times is the norm here. We offer great benefits and rewards, as you’d expect from a world leader in industrial software.
We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, colour, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status.
#J-18808-Ljbffr