Overview
Join to apply for the Staff Verification Engineer - System IP role at Arm.
This position is an excellent opportunity for an experienced and highly motivated verification engineer to join the growing System IP team. This is a fast-paced technical role employing hardware design verification methodologies to develop complex and highly configurable hardware IP that sit at the heart of Arm-based Systems. This role is for the Interconnect product team which develops the Arm Corelink Interconnect IP products. Our Interconnects and NoCs are designed for intelligent connected systems across a wide range of applications including mobile, IoT, networking infrastructure, automotive etc. The highly scalable IP is optimised for AMBA-compliant SoC connectivity and can be customised for multiple performance points.
Responsibilities
* Specify and develop new hardware verification testbenches for future generation hardware IP.
* Improve existing testbenches to increase performance, quality and efficiency.
* Identify areas for improvement in methodologies and implement changes to advance hardware verification practices.
* Review proposed design changes from a verification perspective.
* Own the verification environment from investigation through verification closure.
* Investigate and script new verification flows and optimise existing ones.
* Analyse data from simulation runs using machine learning and data science techniques to drive bug discovery and coverage closure.
* Collaborate with Arm engineering teams to improve verification methodologies.
* Mentor members of the team.
Required Skills and Experience
* Experience with constrained-random verification and ownership of a complex verification environment.
* Experience using SystemVerilog and UVM.
* Proven software engineering skills including object-oriented programming, data structures, and algorithms.
* Competent in developing verification flows, using EDA tools, and strong scripting skills; able to plan and estimate own work.
'Nice To Have' Skills and Experience
* Team leadership and mentoring experience.
* Multiprocessing microarchitecture experience including knowledge of cache coherence and bus protocols (e.g. AMBA5 CHI, AMBA4 ACE or AXI).
* Experience in Formal Verification testbenches.
* Strong communication and ability to work well as part of a team.
* Focused problem analysis and solving.
In return
You will get to utilise your engineering skills to develop technologies and influence millions of devices for years to come. You will be able to drive and bring your ideas to a wider group of our leading experts, build your technical leadership and influencing skills towards becoming an established and recognised expert within the team.
Accommodations at Arm
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com. All accommodation requests will be treated with confidentiality, and information concerning these requests will be used solely to provide the accommodation. Examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working at Arm
Arm’s approach to hybrid working is designed to support both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, while recognizing the value of flexibility. Details of what this means for each role will be shared upon application. In some cases, flexibility may be limited by local legal, regulatory, tax, or other considerations, and we will collaborate with you to find the best solution.
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
#J-18808-Ljbffr