Job Description:Role: Senior IP Design EngineerType: ContractLocation: Belfast, UK HybridJob details:Design high-performance IP targeting FPGA/Adaptive SoC technology using SystemVerilog RTL. Deliver synthesis-ready designs meeting timing and integration requirements.Key Skills:SystemVerilog RTL design100Gb Ethernet, PCIe Gen5, AMBA/AXIDeep understanding xsngvjr of FPGA/Adaptive SoC design flow including
Make sure to read the full description below, and please apply immediately if you are confident you meet all the requirements.
Please click on the apply button to read the full job description