Reed in the United Kingdom is seeking a Senior Verification Engineer to join their team and drive high-quality IP verification. In this role, you will own SystemVerilog-UVM testbench development, create coverage-driven verification strategies, and collaborate closely with design teams to deliver robust solutions. The ideal candidate will have over 8 years of verification experience and a passion for problem-solving and teamwork, helping to make an impact on cutting-edge designs.
#J-18808-Ljbffr