Position Summary
DRAM Verification
Role and Responsibilities
Role : Looking for Design verification Engineer with 3-5 years of experience
Responsibilities :
· Good Understanding of UVM based Verification Methodology.
· Develop IP level/System Level Testbench Components.
· Able to develop Testplan, Checker plan and Coverage Plan based on Design Specification and requirements.
· Develop Testcases, coverage bins and assertion based checkers .
· Develop corner case scenario to cover the Coverage bins and achieve targeted functional coverage and code coverage.
· Should be able create constrained random testcases for coverage of the design requirement.
· Work closely with design engineers to achieve the Project Goal.
· Take up responsibilities of complete verification of a design block.
· Coordinating with other verification engineers for review and improve verification scope.
· Should be able to debug any issues in the design.
· Apply Verification best practises to optimize and improve overall verification.
Qualification :
· Bachelors/Master Degree with 3-5 years of experience in design verification domain.
· Expertise in SV,UVM and design verification methodologies.
· Experience in EDA Tools, Good Hands on waveform viewer and coverage tools.
· Experience in testplan, checker plan and coverage plan development.
· Should be able to communicate technical details very effectively with both designers and peers.
· Good Debugging and Analytical Skills.
· Capability to understand DRAM JEDEC Specifications (DDR4/DDR5) and internal workings of Memory Controllers.
· Understanding of next generation interconnects like PCIe Gen5, CXL is a plus.
Role : Looking for Design verification Engineer with 7+ years of experience
Responsibilities :
· Architect and Develop IP level/System Level Testbench Environment using UVM.
· Employ UVM based Verification Methodology, assertions, functional/code coverage to reach verification goals.
· Able to develop IP level/System Level Testplan, Checker plan and Coverage Plan based on Design Specification and requirements.
· Develop assertion based checkers .
· Work closely with design engineers to achieve the Project Goal.
· Take up responsibilities of owning the complete verification of the IP.
· Coordinating with other verification engineers for verification closure.
· Should be able to support design teams in debugging any issues.
· Should be able to mentor or train juniors in the overall process.
· Apply Verification best practises and develop/enhance verification methodologies to optimize and improve overall verification.
·
Qualification :
· Bachelor’s/Master’s Degree with 7-8 years of experience in design verification domain.
· Capability to understand DRAM JEDEC Specifications (DDR4/DDR5) and internal workings of Memory Controllers.
· Understanding of next generation interconnects like PCIe Gen5, CXL is highly desired.
· Expertise in SV,UVM and design verification methodologies.
· Proficiency in EDA Tools, Good Hands on waveform viewer and coverage tools.
· Experience in testplan, checker plan and coverage plan development.
· Should be able to communicate technical details very effectively with both designers and peers.
· Good Debugging and Analytical Skills.
1. Create new and improve existing verification environment
2. Apply Universal Verification Methodology (SystemVerilog/UVM) and define verification plan as well as setup verification metrics in digital environments
3. Execute tests in these environments on RTL. Good debugging skills and Independent to work
4. Closely cooperate with designers and team members.
DRAM Verification :
Requirement :
5. Ideally 3-5 years of related work experience
6. Good knowledge of System Verilog, Verilog
7. Know-how of Unix programming languages such as Shell, TCL, Perl/Python etc
8. Functional verification experience in UVM
Skills and Qualifications
* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.