Role Summary
We are seeking an experienced candidate to lead the miniaturisation of our cutting‑edge probabilistic computing platform. This role is pivotal in defining and executing the ASIC strategy, ensuring optimal integration with other processing units such as FPGAs and GPUs. You will work closely with hardware engineers, algorithm designers and fabrication partners to deliver a high‑performance, cost‑effective solution.
Responsibilities
* ASIC strategy & architecture
o Assess system components to determine which should be implemented as ASIC versus FPGA or GPU.
o Define ASIC architecture in alignment with overall system requirements, including interfaces and memory hierarchy.
o Evaluate trade‑offs between different processing units (ASIC, FPGA, GPU, SoC) for performance, power and scalability.
* Architectural planning
o Define and own high‑level system architecture, refining requirements into functional, logical and physical architectures, interfaces and constraints.
o Lead partitioning decisions (analogue vs digital domain, as well as core compute, memory and IO subsystems, chiplet selection, placement and interconnect strategy).
o Oversee internal and third‑party IP for design blocks, chiplets, PDKs, chip‑to‑chip and die‑to‑die interfaces.
o Drive top‑level floor planning.
o Direct functional simulations and co‑simulation across multiple domains.
* Design & development
o Oversee ASIC design lifecycle: specification, RTL design, verification and physical implementation.
o Ensure compatibility with system‑level interfaces and integration requirements.
* Fabrication & packaging
o Manage relationships with semiconductor foundries and packaging vendors.
o Coordinate fabrication, packaging and testing processes to meet performance and reliability targets.
* Integration & validation
o Lead integration of ASIC components into the broader computing platform.
o Collaborate with software and hardware teams to validate functionality and optimise performance.
* Project management
o Define milestones, budgets and resource allocation for the ASIC workstream.
o Report progress and risks to senior leadership.
Technical expertise
* Strong understanding of system architecture, memory requirements and interface protocols.
* Knowledge of ASIC design flow, including synthesis, place‑and‑route and verification.
* Familiarity with FPGA and GPU architectures and their advantages.
Experience
* Proven track record managing ASIC projects from concept to production, including fabrication and packaging.
* Experience in heterogeneous computing systems and hardware‑software co‑design.
Skills
* Ability to assess trade‑offs between ASIC, FPGA and GPU implementations.
* Excellent communication and leadership skills for cross‑functional collaboration.
Preferred qualifications
* Experience with probabilistic or unconventional computing architectures.
* Familiarity with advanced packaging technologies (e.g., chiplets, 2.5D/3D integration).
* Knowledge of low‑power design techniques and high‑speed interfaces.
About the role
You’ll be at the forefront of next‑generation computing, shaping a platform that redefines performance and efficiency. This is an opportunity to lead innovation in a rapidly evolving field.
#J-18808-Ljbffr