Jobs
My ads
My job alerts
Sign in
Find a job Career Tips Companies
Find

Fpga engineering manager

Stevenage
Anson Mccade
Engineering manager
Posted: 17 November
Offer description

Field‑Programmable Gate Arrays Engineer

Location & Working Model: Based in Stevenage, with 3–4 days per week on‑site (hybrid working available).


Responsibilities

* Lead, mentor, and inspire a high‑performing team of FPGA and digital design engineers, fostering a culture of innovation, accountability, and technical excellence.
* Oversee the architecture, design, and verification of FPGA solutions supporting high‑performance, low‑latency, and mission‑critical systems.
* Collaborate with systems, software, and hardware teams to define requirements and deliver fully integrated electronic solutions.
* Drive project execution from concept to release, including planning, scheduling, and delivery oversight.
* Champion best practices in RTL design, verification, and documentation, while ensuring IP reuse and design standardisation across programmes.
* Stay ahead of evolving FPGA technologies and guide strategic decisions on toolchains and architecture direction.


Qualifications

* Degree qualified (BSc/MSc/PhD) in Electronic Engineering, Computer Engineering or related discipline.
* 10+ years’ FPGA or digital hardware design experience, including 3–5 years in leadership or management.
* Proven success delivering complex FPGA systems from concept to production.
* Deep expertise in RTL design (VHDL/Verilog/SystemVerilog), simulation, synthesis, and timing analysis.
* Strong grasp of digital signal processing (DSP), control logic, and high‑speed interface design.
* Excellent understanding of hardware–software co‑design principles and embedded system integration.
* Experienced in FPGA toolchains and verification methodologies.
* Outstanding leadership, communication, and interpersonal skills.
* Experience in aerospace, defence, telecommunications, or high‑performance computing.
* Familiarity with hardware security, functional safety, or DO‑254 compliant design.
* Knowledge of scripting, automation, and system architecture optimisation.
* Strategic thinker with the ability to balance innovation and disciplined execution.


Benefits

* Bonus potential up to 21% of base salary.
* Pension scheme with total contributions up to 14%.
* Flexible working options, including compressed hours.
* Enhanced parental leave – up to 26 weeks for maternity, adoption, and shared parental leave, plus enhanced paternity, neonatal and fertility treatment leave.
* Fantastic site facilities including subsidised meals, free car parking and more.


Job Details

* Seniority level: Mid‑Senior level
* Employment type: Full‑time
* Job function: Engineering, Manufacturing, and Project Management
* Industries: Defense and Space Manufacturing, Aviation and Aerospace Component Manufacturing, and Appliances, Electrical, and Electronics Manufacturing


Contact

For further information feel free to reach me at 02895213213, or simply apply!

Reference: AMC/RKI

#J-18808-Ljbffr

Apply
Create E-mail Alert
Job alert activated
Saved
Save
Similar job
Fpga engineering manager
Stevenage
Mbda Uk
Engineering manager
Similar job
Central project cost engineering manager
Royston
Johnson Matthey Plc
Engineering manager
Similar job
Engineering manager
Welwyn Garden City
Gap
Engineering manager
See more jobs
Similar jobs
Anson Mccade recruitment
Anson Mccade jobs in Stevenage
Engineering jobs in Stevenage
jobs Stevenage
jobs Hertfordshire
jobs England
Home > Jobs > Engineering jobs > Engineering manager jobs > Engineering manager jobs in Stevenage > FPGA Engineering Manager

About Jobijoba

  • Career Advice
  • Company Reviews

Search for jobs

  • Jobs by Job Title
  • Jobs by Industry
  • Jobs by Company
  • Jobs by Location
  • Jobs by Keywords

Contact / Partnership

  • Contact
  • Publish your job offers on Jobijoba

Legal notice - Terms of Service - Privacy Policy - Manage my cookies - Accessibility: Not compliant

© 2025 Jobijoba - All Rights Reserved

Apply
Create E-mail Alert
Job alert activated
Saved
Save