Overview
For over four decades, Cirrus Logic has been propelled by the top engineers in mixed‑signal processing. Our rockstar team thrives on solving complex challenges with innovative end‑user solutions for the world’s top consumer brands. Cirrus Logic is also known for its award‑winning culture, built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. We’re excited to bring you into this environment and help continue to make Cirrus Logic an exceptional place to grow your career!
Responsibilities
* Supervise, mentor and serve a team of talented PCB layout designers, fostering a culture of technical excellence, continuous improvement and camaraderie.
* Help develop AI initiatives and implementation plans.
* Be ready and willing to learn from a team of highly skilled and established designers.
* Coordinate the team’s workload and project schedules to ensure on‑time delivery of PCB designs.
* Provide expert technical guidance and hands‑on support for complex PCB designs.
* Define, develop and maintain best PCB design practices, processes and guidelines in accordance with industry standards (e.g., IPC).
* Identify and implement opportunities for automation and optimization within the PCB design workflow and toolsets to increase productivity and quality.
* Stay up to date with emerging technologies, DFM methodologies and industry trends to enhance product designs and processes.
* Coordinate closely with Engineering Management and Program Management on delivery of PCB designs.
* Assist with tool selection, upgrades and migrations when applicable.
Required Skills and Qualifications
* Strong leadership skills and desire to not only lead but be part of a strong working team.
* Experience and understanding of AI tools and how they can enable design efficiencies.
* HND or higher and demonstrable experience in the PCB layout field.
* Previous experience in a supervisory role, or equivalent.
* Extensive, hands‑on experience with industry‑standard ECAD tools, such as Cadence Allegro, Altium Designer or Siemens/Mentor Graphics.
* Thorough understanding of mix‑signal, HDI, complex via stack‑ups and WLCSP design principles.
* In‑depth knowledge of IPC standards and design for manufacturing (DFM) guidelines.
* Strong communication, analytical, problem‑solving and organisational skills with meticulous attention to detail.
* Strong desire to be part of a cohesive culture and strong design team.
Preferred Skills and Qualifications
* Ability to align the team with our technology roadmap.
* Strong knowledge of PCB manufacturing processes.
* Knowledge of ATE hardware, Probe Cards, PIBS HTOL/HAST and semiconductor test equipment.
* Ability to manage multiple high‑priority projects at once and thrive on multitasking.
Location & Work Arrangement
Edinburgh, Scotland, UK – this position is based in our Edinburgh office. It is a hybrid remote role and will follow a 3+ day in‑office work schedule, with in‑office days based on business needs and team preference. You must be based within commutable distance of the work location listed on the job posting, or willing to relocate prior to beginning employment with Cirrus Logic.
Export control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licences for this role.
At Cirrus Logic, we believe that diversity drives innovation, and we are committed to encouraging an open and collaborative culture where different approaches, ideas, and points of view are respected and valued. We aim to promote a workplace where everyone can contribute irrespective of race, colour, national origin, religion or belief, gender or gender identity, sexual orientation, age, marital status, pregnancy status, or disability.
Employment Type
Full‑time
Seniority Level
Mid‑Senior level
#J-18808-Ljbffr