Jobs
My ads
My job alerts
Sign in
Find a job Career Tips Companies
Find

Graduate digital design engineer

Edinburgh
targetjobs UK
Digital design engineer
€35,000 a year
Posted: 16 April
Offer description

We are looking for a passionate and driven Graduate Digital Design Engineer to join our hardware development team. This is an exciting opportunity to work on cutting‑edge digital and mixed‑signal designs and learn from experienced engineers in a collaborative and innovative environment. You will contribute to the definition and design of complex ASIC systems and gain hands‑on experience with industry‑standard tools and methodologies.


Responsibilities

* Interpret high‑level requirements to create detailed micro‑architecture specifications of digital control and data‑path systems.
* Develop synthesizable RTL using SystemVerilog for ASIC digital blocks, ensuring compliance with functional, timing, power, and area constraints.
* Produce clear and complete design documentation, participate in design reviews, and follow all design processes.
* Collaborate with wider digital design team, as well as analogue, physical design, verification, and DFT teams to ensure seamless integration and sign‑off.
* Maintain quality of deliverables using industry standard sign‑off tools and methodologies; including LINT, CDC, and formal verification checks.
* Develop and run simulations of designs; and perform debugging to identify and resolve issues.
* Learn and apply best practices in digital design, and contribute to process improvements.


Qualifications

* Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related discipline.
* Internship/industrial placement in related field is desirable.
* Strong understanding of digital logic design and flows.
* Familiarity with HDL languages (e.g., Verilog, VHDL) and simulation tools.
* Exposure to scripting languages (e.g., Python, Perl, Tcl) is a plus.
* Excellent analytical and problem‑solving skills.
* Strong communication skills and a willingness to learn in a team‑oriented environment.
* Exposure to version control systems (e.g., Git) and Linux‑based development environments.

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

We have adopted a hybrid model that gives employees the ability to work remotely two days a week while ensuring that we come together as a team in the office the rest of the time. The designated in‑office days are Tuesday through Thursday for innovation, collaboration and continuous learning.

#J-18808-Ljbffr

Apply
Create E-mail Alert
Job alert activated
Saved
Save
Similar job
Staff digital design engineer - hybrid, low-power asic
Edinburgh
Renesas Electronics Corporation
Digital design engineer
€80,000 a year
Similar job
Staff digital design engineer - hybrid, low-power asic
Edinburgh
Renesas Electronics
Digital design engineer
€80,000 a year
Similar job
Graduate digital design engineers – specialising in 3d modelling of building service systems – [...]
Edinburgh
targetjobs UK
Digital design engineer
See more jobs
Similar jobs
Design jobs in Edinburgh
jobs Edinburgh
jobs City of Edinburgh
jobs Scotland
Home > Jobs > Design jobs > Digital design engineer jobs > Digital design engineer jobs in Edinburgh > Graduate Digital Design Engineer

About Jobijoba

  • Career Advice
  • Company Reviews

Search for jobs

  • Jobs by Job Title
  • Jobs by Industry
  • Jobs by Company
  • Jobs by Location
  • Jobs by Keywords

Contact / Partnership

  • Contact
  • Publish your job offers on Jobijoba

Legal notice - Terms of Service - Privacy Policy - Manage my cookies - Accessibility: Not compliant

© 2026 Jobijoba - All Rights Reserved

Apply
Create E-mail Alert
Job alert activated
Saved
Save