A leading technology company in Cambridge is seeking an experienced verification engineer to work on cutting-edge graphics designs. You'll develop verification plans, manage UVM testbenches, and take ownership of task definition and progress tracking. Candidates should have strong skills in SystemVerilog and UVM while collaborating effectively with stakeholders. Join us and help transform technology for millions of users worldwide through innovative solutions.
#J-18808-Ljbffr